High pressure deuterium annealing on the hot carrier reliability characteristics of HfSiO metal oxide semiconductor field effect transistor (MOSFET) was investigated. Comparing with the conventional forming gas (H 2 =Ar ¼ 10%=96%, 480 C, 30 min) annealed sample, MOSFET annealed in 5 atm pure deuterium ambient at 400 C showed the improvement of linear drain current, reduction of interface trap density, and improvement of the hot carrier reliability characteristics. These improvements can be attributed to the effective passivation of the interface trap site after high pressure annealing and heavy mass effect of deuterium. These results indicate that high pressure pure deuterium annealing can be a promising process for improving device performance as well as hot carrier reliability, together. To use sub-1 nm gate oxide thickness regime, high-k gate dielectrics were aggressively studied for past few years.
Recently, few groups have evaluated hot carrier reliability with poly and metal gate hafnium base metal oxide semiconductor field effect transistor (MOSFET). [7] [8] [9] [10] Unlike silicon dioxide nMOSFET, hafnium silicate nMOSFET is affected by hot carriers and cold carriers during hot carrier stress. Also, during hot carrier stress, metal gated hafnium silicate nMOSFET is more severely degraded interface properties than poly gated hafnium silicate nMOSFET. 10) To improve the hot carrier reliability, deuterium annealing at atmospheric ambient is effective for hot carrier reliability in silicon dioxide and high-k dielectrics. [11] [12] [13] [14] [15] [16] Furthermore, Lee et al. reported the improved hot carrier reliability characteristics of silicon dioxide MOSFETs by using high pressure deuterium annealing. 17) The increased deuterium incorporation after high pressure annealing improved the interface quality, which led to a longer hot carrier lifetime. Especially in high-k dielectrics, high pressure post metallization annealing showed the improved device performance owing to sufficient passivation of interface traps. 18) However, in high-k gate dielectrics, the effect of high pressure deuterium annealing on hot carrier reliability have not been clearly addressed yet.
In this work, to effectively passivate interface trap and improve the hot carrier reliability characteristics, we have investigated the effects of high pressure post metallization annealing in deuterium ambient.
After standard cleaning, to suppress interfacial SiO 2 layer re-growth during high temperature process and form a ultrathin high-k layer, 8-in. silicon wafers were annealed in NH 3 ambient at 700
C. Hafnium silicate with 3.5 nm thick was deposited by atomic layer deposition method. A subsequent post-deposition anneal was performed at 700 C in N 2 ambient. Then, 10 nm chemical vapor deposition (CVD) TiN layer and 180 nm amorphous silicon layer were deposited as a stack electrode. After gate patterning, the highk layer in the extension region was removed with a wet etch process leaving minimal damage. Then, lightly doped drain (LDD) and halo dopants are implanted and a thin nitride layer ($5 nm) is deposited to prevent process induced damage through plasma process or oxygen diffusion. 19) After the thin nitride deposition, 100 nm nitride spacer was formed and source/drain (S/D) was implanted with As and B and activated using 1000 C, 10 s rapid thermal annealing (RTA) in N 2 ambient. After Co-silicide formation, 700 nm premetal dielectric (PMD) layer was formed. Then, a W plug with Ti/TiN liner was used to contact the S/D and gate electrode regions and Al metal pad was patterned. Finally, conventional forming gas (H 2 =Ar ¼ 10%=96%) annealing was performed at 480 C for 30 min as control. To investigate the effect of high pressure deuterium annealing, high pressure annealing was performed in pure (100%) deuterium ambient for 30 min at 400 C. Annealing pressure was 5 and 10 atm, respectively. By using HP 4155A semiconductor parameter analyzer, channel hot carrier stress was applied at substrate current maximum point (I sub,max ). Hot carrier injection was performed with 10/0.125 mm (W/L) nMOSFET transistor. To understand deuterium concentration in high-k oxide after high pressure annealing, secondary ion mass spectroscopy (SIMS) measurement was performed with 10-nm-thick HfO 2 . Figure 1 shows the linear drain current and transconductance characteristics of nMOSFET after high pressure deuterium annealing. After high pressure deuterium annealing, around 10% improvement of drain current and transconductance was observed. For the pMOSFET, slight improvement of drain current and transconductance was observed (data not shown here). To estimate the interface state density after high pressure annealing, a charge pumping measurement was performed with a fixed amplitude method. 20) High pressure deuterium annealed sample exhibited the reduction of interface state and showed the further reduction of interface state when annealing pressure is increased (inset of Fig. 1 ). This result is well agreed with the result of high pressure hydrogen annealing.
18) It can be understood that deuterium and hydrogen have same chemical nature except atomic weight. 13) To evaluate the effect of high pressure deuterium annealing on channel hot carrier reliability, hot carrier was injected at varying the stress. Similar with SiO 2 , the worst hot carrier degradations for HfSiO MOSFET were also observed in maximum gate current (V g ¼ V d ) conditions (data not shown here). 9) However, when gate voltage was increased, high-k gate dielectrics usually showed the significant cold carrier trapping, 9, 10) which lead the mis-understanding of hot carrier effect in high-k gate dielectrics. 21) In that sense, in this work, hot carrier stress at maximum substrate current (I sub,max ) conditions was employed to minimize cold carrier injection. Figure 2 shows the threshold voltage shift and the degradation rate of transconductance peak under the hot carrier stress. Compared with forming gas annealed sample, both n-and pMOSFET annealed in 5 atm deuterium ambient showed the improved threshold voltage shift as well as the degradation rate of transconductance peak. However, compared with forming gas annealed sample, the nMOSFET annealed in 10 atm deuterium ambient showed the further threshold voltage shift as well as the higher degradation rate of transconductance peak, while pMOSFET showed the reduced threshold voltage shift as well as the lower degradation rate of transconductance peak. Recently, it is reported that hafnium based dielectric has asymmetric interface trap density in upper (n-channel region) and lower (p-channel region) half band gap. 22) In addition, interface trap density of upper half band gap is higher than that of lower half band gap. With correlating this nature of hafnium base dielectrics, the different behavior of hot carrier reliability characteristics between 10 atm deuterium annealed n-and pMOSFET can be explained by the excess passivation of interface trap in upper half band gap.
To clearly understand the effect of high pressure annealing on hot carrier stress, depth profile of high pressure annealed sample was measured with time of flight SIMS (TOF-SIMS) analysis. Figure 3 shows SIMS depth profile with varying the annealing pressure. High pressure annealing showed higher concentration of annealing gas species (deuterium) at dielectric/Si interface than forming gas annealing. Also the concentration of annealing gas species is proportionally increased by annealing pressure, supporting our observations in Fig. 2 . Hot carrier device lifetime of forming gas and 5 atm high pressure annealed sample is expressed with drain voltage and shown in Fig. 4 . The 10 mV threshold voltage is used as a lifetime criteria. Compared with forming gas annealing, 5 atm high pressure annealed sample showed more than 1 order magnitude higher lifetime at a same voltage and improved 10 year lifetime.
The effect of high pressure pure deuterium post metallization annealing on hot carrier reliabilities of HfSiO MOSFET was investigated. Compared with a conventional forming gas annealed sample, the MOSFETs annealed in 5 atm deuterium ambient exhibits improved interface quality and reduced threshold voltage shift during hot carrier stress. These improvements can be explained by enhanced interface trap passivation via high pressure annealing and heavy mass effect of deuterium.
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